


Figure 1A



100




Figure 2




Figure 3




Figure 4A





Figure 4B







Figure 5



Output signals to the clock generation and selection component

Figure 6




Figure 7




Figure 8A





Figure 8B






Figure 9




Figure 10

Figure 11




Figure 12